Signals
In VHDL, signals:
represent wires in hardware
are assigned to and read from (like variables in traditional programming languages)
Previous slide
Next slide
Back to first slide
View graphic version