Pooling Acceleration in the DaVinci Architecture Using Im2col and Col2im Instructions

Caio S. Rohwedder^{+*}, João P. L. de Carvalho^{+*}, José Nelson Amaral^{*}, Guido Araújo⁺, Giancarlo Colmenares[†], Kai-Ting Amy Wang[†]

*Institute of Computing University of Campinas (UNICAMP) Campinas, SP, Brazil {joao.carvalho,guido}@ic.unicamp.br {c157754}@dac.unicamp.br *Dept. of Computing Science University of Alberta Edmonton, AB, Canada {jamaral}@ualberta.ca [†]Heterogeneous Compiler Lab. Huawei Canada Research Centre Markham, ON, Canada {kai.ting.wang}@huawei.com {giancarlo.colmenares}@huawei.com

Abstract-Image-to-column (Im2col) and column-to-image (Col2im) are data transformations extensively used to map convo-2 lution to matrix multiplication. These transformations rearrange 3 the inputs of convolution to avoid its strided memory access pat-4 tern, thus providing a friendlier data layout for CPUs and GPUs. In artificial intelligence (AI) accelerators, these transformations allow convolution to be computed in matrix-multiplier units. Implemented in software, however, they impose a significant 8 overhead that must be compensated by the efficiency gains of 9 matrix multipliers. DaVinci is an AI accelerator architecture that 10 introduces instructions to optimize Im2col and Col2im. Another 11 core layer of convolutional neural networks that presents a 12 strided memory access pattern is pooling. This paper explores the 13 14 specialized Im2col and Col2im instructions to accelerate pooling layers in DaVinci. An experimental evaluation reveals that the 15 proposed pooling implementations can yield speedups of up to 5.8 16 times compared to a baseline that does not use these specialized 17 instructions. The speedups follow from an improved memory 18 layout in the inputs of pooling, as this layout leads to better 19 utilization of the vector processing unit in DaVinci. 20

Index Terms—CNN, AI Accelerator, Maxpool, Gradient, TVM

21

22

23

I. INTRODUCTION

With the increasing adoption of convolutional neural net-24 works (CNNs), the optimization of each of its components has 25 become fundamental. Convolution has been the main target of 26 optimization because it is the most used and expensive layer 27 in CNNs. However, many modern CNN architectures also use 28 pooling to extract translation-invariant features and to perform 29 subsampling. Max-pooling is the main variant of pooling that 30 subsamples using the maximum value. While the performance 31 impact of pooling is low compared to convolution, a naive im-32 plementation can hinder the overall performance of a CNN [1]. 33 DaVinci [2] is an AI accelerator architecture that imple-34 ments scalar, vector, and matrix multiplier units. The matrix 35 multiplier unit allows efficient computation of convolution and 36 other CNN layers, such as the fully connected, that can be 37 mapped to matrix multiplication [3]. Convolution is mapped 38 to matrix multiplication through the Im2col and Col2im data 39 transformations. These transformations are memory-intensive 40 and add significant performance overhead to convolution. 41 However, highly optimized solutions for matrix multiplication 42

both in software (e.g., OpenBLAS and Eigen libraries) and 43 in hardware (e.g., matrix multipliers) overcome this overhead. 44 Still, DaVinci introduced instructions to optimize Im2col and 45 Col2im. First, Im2col is performed during a load instruction 46 (Im2Col) just before data reaches the memory buffers closest 47 to DaVinci's computational units. As such, this operation uses 48 no temporaries and its memory overhead is only seen in these 49 buffers. Second, Col2Im is vector instruction capable of better 50 vectorizing over the scattered access pattern of Col2im. By 51 using these instructions, convolution is computed in the matrix 52 multiplier unit at a low overhead. 53

Max-pooling also has a strided access pattern, but unlike 54 convolution it cannot be mapped to the matrix multiplier. Even 55 so, its implementation can leverage the specialized Im2Co1 56 and Col2Im instructions. This paper thus proposes two key 57 ideas to accelerate pooling in DaVinci: to produce an improved 58 data layout by applying Im2Col instructions to the input of 59 forward pooling, and to apply Col2Im instructions to the 60 backward pooling instead of traditional vector instructions. 61 Previous attempts to accelerate CNNs using FPGAs proposed 62 pooling-specific instructions and computational units [4], [5]. 63 Whereas the proposed approach uses a general-purpose vector 64 computational unit and instructions primarily designed for 65 convolution. Earlier work on improving pooling also overlooks 66 its backward implementation [4], [6], [7], which is essential for 67 training. Lastly, operation fusion, which effectively improves 68 pooling paired with convolution [6], [8], is independent of the 69 Im2col/Col2im based implementation presented in this work. 70 Both optimizations can be applied in conjunction. 71

The main contributions of this paper are:

• A description of DaVinci's Im2Col and Col2Im instructions, showing how they are executed and how they integrate into DaVinci's datapaths (Section III).

72

73

74

75

76

77

78

79

- An approach to accelerate pooling with an Im2col-based forward implementation and a Col2im-based backward implementation using the DaVinci-specific Im2Col and Col2Im instructions (Section V).
- A rigorous evaluation of multiple pooling implementations in DaVinci, revealing speedups of up to 5.8 times on the Im2col/Col2im based implementations (Section VI).

The remaining sections are organized as follows: foundational concepts for this work appear in Section II. Section IV presents the software stack used to implement pooling operators for DaVinci. Finally, Section VII presents related works, and Section VIII concludes this paper.

II. BACKGROUND

89 A. Convolution, Im2col and Matrix Multiplication

Convolution is a filtering operation used in image process-90 ing. This operation is the main building block of CNNs [9]. 91 In them, convolution repeatedly applies a kernel — a multi-92 channel filter composed of trainable weights - over patches of 93 the input image. Patches are regions of the input that have the 94 same size as the kernel. They are selected based on the stride 95 parameters S_h and S_w , and given these parameters may or may 96 not overlap. In an application of a kernel, its weights multiply a 97 patch of the input. The multiplied results are summed together 98 to generate a single output. A kernel is applied over each 99 patch to generate a two-dimensional output, which is called 100 a feature map. Convolution uses multiple kernels to produce 101 multiple feature maps that are stacked as channels into a three-102 dimensional output. 103

The memory layout for the input of a convolutional layer is commonly described as NCHW, where each character represents a dimension of a four-dimensional input: the number of images stacked together (N), channels (C), height (H), and width (W). The character's order specifies the order in which each dimension is arranged in memory. For simplicity, the dimension N has a length equal to one throughout the paper.

Convolution unrolling, also known as Image-to-Column 111 $(Im2col^{1})$, is a data transformation that allows the mapping 112 of convolution into matrix-matrix multiplication [11]. This 113 transformation, illustrated in Figure 1, consists of creating two 114 matrices, Out_{In} and Out_{Ker} , based on the input image and 115 the kernels, respectively. Each row of matrix Out_{In} contains 116 117 all the input needed to compute one element of an output feature map linearized into one dimension. Each column of 118 matrix Out_{Ker} contains the weights of a kernel similarly 119 linearized. Thus, multiplying Out_{In} and Out_{Ker} is equivalent 120 to performing convolution with its original inputs. 121

If the stride sizes (S_h, S_w) are smaller than the kernel's 122 height and width (K_h, K_w) , patches will overlap. The over-123 lapping elements will be copied to multiple rows of matrix 124 Out_{In} , resulting in a bigger memory footprint. This is the 125 main drawback of the Im2col technique when contrasted with 126 direct-convolution based approaches. An example with a single 127 channel is shown in Figure 2. The two patches are highlighted 128 and they overlap on the elements $\{3, 8, 13\}$. As a result, these 129 elements appear in both rows of the output of Im2col (on 130 the right). Nonetheless, Im2col is used across AI frameworks 131 to implement convolution because matrix multiplication offers 132 an input with a friendlier memory layout to CPUs and GPUs, 133



Fig. 1. Im2col: In (C, I_h, I_w) is transformed into matrix Out_{In} $(O_h \times O_w, C \times K_h \times K_w)$ and a single kernel (C, K_h, K_w) is transformed into the matrix Out_{Ker} $(C \times K_h \times K_w, 1)$, where O_h and O_w represent the number of patches in the height and width of the input. The bold squares (2, 2) in In represent patches of the image to which the kernel is applied. Col2im: the backward operator of Im2col, from Out_{In} to In.



Fig. 2. Im2col and Col2im performed on two overlapping patches.

making it easier to apply vectorization techniques [11]. The availability of optimized linear algebra libraries such as Open-BLAS [12], ATLAS [13], and Eigen [14], and AI accelerator designed around matrix multiplier units, further incentivizes such a transformation.

134

135

136

137

138

139

157

B. Backward Operators and Col2im

To train a neural network, the input values are first propa-140 gated forward to produce an output. Then, the error between 14 this generated output and the expected output is calculated 142 through a loss function. The gradient of this loss function is 143 propagated backward towards the input so that the network 144 can be tuned. Thus, every forward operator has a dual-145 operator applied in the backward pass, namely its backward 146 operator [15]. 147

The backward operator of Im2col is called Col2im, and it 148 is also illustrated in Figure 1. Col2im is used in the backward 149 propagation pass of convolutional layers implemented with 150 Im₂col. The incoming gradients in the shape of the matrix 151 Out_{In} are propagated back to the original NCHW layout. If 152 there is no overlap, as in the example of Figure 1, Col2im 153 simply returns the matrix to its original shape. But when 154 patches do overlap, gradients that refer to the same position 155 in the output are summed, as shown in Figure 2. 156

C. Pooling Operators

Spatial feature pooling subsamples images to obtain 158 translation-invariant feature maps in computer-vision archi-

¹The transformation of the input image can also be an image-to-row transformation if the multiplication is transposed $(AB)^T = B^T A^T$ [10]. The Im2col name will be used to refer to all variants of this transformation.



Fig. 3. Forward and backward computation of MaxPool for two overlapping patches.

tectures [16]. Similar to convolution, pooling is one of the 160 building blocks of CNNs. Pooling layers are commonly used in 161 modern CNN architectures such as Resnet [17], Inception [18], 162 and Xception [19]. Pooling also applies a kernel over patches 163 of its NCHW input. But unlike convolution, the kernel has no 164 weights, it only selects patches based on the stride parameters. 165 A reduction function is applied to the selected patches to 166 subsample the input. This reduction is typically applied to 167 the height (H) and width (W) dimensions of the input, op-168 erating on the channels independently. As a result, the output 169 of pooling has the same number of channels as the input. 170 Different reduction functions can be chosen: the max function 171 selects the maximum value (MaxPool), and the avg function 172 computes the average of the patch (AvgPool). MaxPool is 173 preferred among CNNs as it looks at the maximal activation 174 of features, rather than diluting them with an average [20]. 175 Figure 3 (on top) shows an example of MaxPool forward. 176

The implementation of backward pooling depends on the 177 reduction function utilized. For Maxpool, each input is mul-178 tiplied by its corresponding Argmax mask, where the position 179 of the maximum element in the original patch is set to 1 and 180 all the other positions are set to 0. Next, as with Col2im, 181 the masks return to the original NCHW shape and the over-182 lapping elements are summed together. This output correlates 183 how much a change in each input element of MaxPool forward 184 affects its output elements [21]. Figure 3 shows an example of 185 Maxpool backward on two overlapping patches. In summary, 186 the gradients are only propagated backward to the maximum 187 elements [22]. 188

III. THE DAVINCI ARCHITECTURE

DaVinci [2] is an AI accelerator architecture used by Huawei's Ascend chips. The following subsections describe components of the Ascend 910 chip.

193 A. AI Core

189

Figure 4 shows a closer view of DaVinci's main component, the AI Core, and its corresponding data paths. The AI Core is



Fig. 4. Data paths of the AI Core.

composed of three processing units (Cube, Scalar, and Vector Unit), a set of private buffers (LOA, LOB, LOC, L1, and Unified Buffer), and a Storage Conversion Unit (SCU). Outside of the AI Core sits the Double Data Rate (DDR) and High Bandwidth Memory (HBM) memories and an L2 Buffer, all of which are shared among the AI Cores of a chip. 201

Both Scalar and Vector Units operate on data loaded from/-202 stored to the Unified Buffer. The Vector Unit performs basic 203 arithmetic and logic vector operations (e.g., subtracting two 204 vectors). It uses a 128-bit mask register in which every bit 205 represents one element of a vector instruction that may be processed or not. The Scalar Unit has both general and special-207 purpose registers, which are used to execute control-flow and 208 scalar arithmetic operations, as well as index and address 209 calculations. 210

The Cube Unit is based on a multidimensional systolic 211 array [23], it implements matrix multiplication using an array 212 of processing elements that perform multiply-accumulate op-213 erations. This unit acts similarly to the Matrix Multiplier Unit 214 (MXU) of Google's Tensor Processing Unit [24]. Buffers LOA 215 and LOB store the inputs of the Cube Unit, and the LOC buffer 216 stores its output. While the operands for the Vector Unit are 217 vectors, the Cube Unit receives data-fractals from its input 218 buffers. A data-fractal is a small matrix of a constant size of 219 4096 bits. The Cube Unit can multiply two data-fractals per 220 clock cycle. 221

The private buffers of the AI Core (LOA, LOB, LOC, L1, and Unified Buffer) are organized as scratch-pad memories [25]. Data movement between these buffers must be explicitly managed by the application, in contrast, hardware-managed caches are transparent to the application and ensure consistency by hardware protocols. Thus, the programmer needs to specify which data should be brought to each buffer, and also needs

to maintain data consistency. In a scratch-pad memory, each 229 buffer has its own address space, which is separated from 230 the address space of the memory. With this organization, 231 more complexity is placed upon the application's code, but 232 it comes with the benefit of not requiring tag bits, dirty bit, 233 and the comparison logic that transparent caches need in the 234 hardware. From the AI Core's perspective, all shared memories 235 (DDR, HBM, and L2) are considered global memory and are 236 represented as (1) in Figure 4. Given that their data-paths are 237 the same, they are drawn only once. 238

The Storage Conversion Unit (SCU) may perform many 239 data-layout transformations when data is transferred between 240 buffers. This unit implements Im2col, Col2im, and other 241 transformations, out of the scope of this work, such as padding. 242 matrix-tile transposition, and sparse-matrix decompression. 243 The SCU enables instructions, such as Im2Col, to perform 244 fast layout transformations while data is transferred between 245 buffers. As a result, the memory overhead that these trans-246 formations may imply appears only on the target buffers. 247 Such instructions were specifically designed to operate on the 248 memory layout described next. 249

250 B. Fractal Memory Layout

To avoid memory alignment and padding problems in the 251 Cube Unit, DaVinci includes the constant-length dimension 252 C_0 in the representation of an input image. As a result, 253 a slight variation of NCHW is used, called the fractal 254 *memory layout*. This format is represented by NC_1HWC_0 , in 255 which C_0 represents part of a split in the channel dimension 256 (C) of NCHW. To make the conversion from NCHW to 257 NC_1HWC_0 , C is split into C_1 and C_0 , where $C_1 = \lceil C/C_0 \rceil$. 258 If the original number of channels (C) is not divisible by C_0 , 259 the C_0 dimension must be zero-padded to reach its required 260 length. Given a data type, the length of C_0 makes the inputs 261 of the Cube Unit (data-fractals) always have 4096 bits of data. 262 A data-fractal has $16 * C_0$ elements, thus for Float16, C_0 has 263 a length of 16. For Unsigned8, C_0 has a length of 32. The 264 data type Float16 is adopted in this paper. 265

266 C. Im2Col Instruction

Im2Col is a data-transformation instruction executed in the SCU that acts as a load instruction. It may be applied to a data-fractal that is loaded from L1 to LOA $(2) \rightarrow (4)$ and LOB $(2) \rightarrow (5)$, so as to prepare data for computation in the Cube Unit. It may also be applied to a data-fractal that is loaded from L1 to the Unified buffer $(2) \rightarrow (8)$, to prepare data for computation in the Vector and Scalar Units.

There are two main differences when comparing the Im2Col 274 instruction to the Im2col transformation shown in Figure 1. 275 First, Im2Col is a single instruction, it is only able to load 276 and transform one fractal of an image at a time. Even if 277 it could operate on a whole image, its target buffers (LOA, 278 LOB, Unified Buffer) may not be capable of storing the 279 transformed image. For this reason, Im2Col instructions can be 280 used to load and transform a tile of an input. Second, Im2Col 281 is designed to load an input that is in the fractal memory 282

layout NC_1HWC_0 . Therefore, its output will also have a different memory layout when compared to the one shown on the right of Figure 1. The advantage of performing Im2col as load instruction is that the increase in memory overhead from duplicated elements only appears in the target buffers (LOA, LOB, and Unified buffer), which are the buffers closest to the Cube and Vector Units.

Im2Col needs the following parameters related to the input image (or tile), which are constant for all instructions loading the same input:

290

291

292

293

294

295

296

297

305

306

307

- Height (I_h) and width (I_w) of the input image;
- Left (P_l) , right (P_r) , top (P_t) , and bottom (P_b) zero padding;
- Stride in the height (S_h) and width (S_w) directions;
- Kernel height (K_h) and width (K_w) .

Based on these parameters, the number of patches (O_h, O_w) 298 in the input's height and width can be calculated by Equation 1. Furthermore, each Im2Col instruction needs the three following positional parameters to choose which elements of the input it will load, in which the parameters (x, y) are coordinates in the height and width (HW) dimensions of the input. 304

- The starting position in the image (x, y);
- Relative position inside of a patch (x_k, y_k) ;
- Access index of the C_1 dimension (c_1) .

$$O_{h} = \left\lfloor \frac{I_{h} + P_{b} + P_{t} - K_{h}}{S_{h}} \right\rfloor + 1$$

$$O_{w} = \left\lfloor \frac{I_{w} + P_{l} + P_{r} - K_{w}}{S_{w}} \right\rfloor + 1$$
(1)

To load a fractal (16 rows of C_0 elements) to a buffer, 308 Im2Col performs the following tasks: (i) process each element 309 of dimension N individually; (ii) access the element c_1 of 310 dimension C_1 ; (iii) select the next 16 consecutive patches 311 starting from position (x, y); (iv) select the elements in the 312 (x_k, y_k) position, relative to each of the 16 patches; (v) load 313 the C_0 dimension for the 16 selected elements; (vi) store the 314 loaded elements as a fractal into the target buffer. 315

Figure 5 exemplifies a small image loaded using four 316 Im2Col loads. The input image is in the fractal layout 317 NC_1HWC_0 , but the lengths of N and C_1 are 1, so they are 318 not shown. The parameters used in this example correspond 319 to: $(I_h, I_w) = (8, 8), (K_h, K_w) = (2, 2), (S_h, S_w) = (2, 2),$ 320 and $(O_h, O_w) = (4, 4)$. Notice that there is no padding. The 321 input has exactly 16 patches (bold squares), so (x, y) is set to 322 the first position (0,0) and is not changed afterward. For the 323 first Im2Col (blue squares), $(x_k, y_k) = (0, 0)$, while for the 324 second (orange squares), $(x_k, y_k) = (0, 1)$. Two more Im2Col 325 instructions are issued, corresponding to (x_k, y_k) equal to 326 (1,0) and (1,1). This results in four fractals concatenated side 327 by side. If there were more patches in the image, (x, y) would 328 be changed to another position to create a new row of fractals 329 in the output. Bigger inputs are loaded by issuing multiple 330 Im2Col instructions while iterating the positional parameters 331 sequentially. This iteration can be seen as if it composed a 332



Fig. 5. Four Im2Col loads. The input is HWC_0 . On the bottom, are the four resulting fractals of size $16 \times C_0$. The difference between the loads is the position relative to the patch (x_k, y_k) , which is (0, 0) for the first load (highlighted in blue) and (0, 1) for the second (highlighted in orange), (1, 0) for the third, and (1, 1) for the fourth. The resulting fractals are concatenated in the output buffer.

triple-nested loop with iterator vector in the form of $[(x, y), c1, (x_k, y_k)]$, from the outermost to the innermost loop.

As with most instructions in the DaVinci architecture. 335 Im2Col supports a repetition parameter that causes an in-336 struction to be reissued automatically. For Im2Co1 there are 337 two possible repetition modes. Mode 0 repeats Im2Col for 338 the next positions inside the kernel (x_k, y_k) , from (0, 0) to 339 (0,1), for example. If the length of C_1 is bigger than 1, 340 Im2Col in repetition mode 0 will continue to the next c_1 341 index and iterate over (x_k, y_k) again. This repetition mode 342 acts as the loops of $[c1, (x_k, y_k)]$, but multiple Im2Col are 343 needed to also change (x, y). Therefore, the input in Figure 5 344 can be fully loaded by issuing a single Im2Col starting at 345 $(x_k, y_k) = (0, 0)$ with repeat mode 0 to repeat four times, 346 changing (x_k, y_k) from (0, 0) to (0, 1), (1, 0) and (1, 1). Mode 347 1 reissues Im2Col for the next (x, y) position after skipping 348 the 16 currently selected patches. In this mode, one Im2Co1 349 instruction acts as the loop of [(x, y)], and multiple instructions 350 are needed to change c1 and (x_k, y_k) , thus, (x, y) becomes 351 the innermost loop of the iterator vector. If the nesting order 352 of these loops changes, so does the order in which fractals 353 are stored in memory. By changing the order from [(x, y),354 c1, (x_k, y_k)] to $[c1, (x_k, y_k), (x, y)]$ in mode 1, Im2Col will 355 store fractals in a transposed order resulting in an output 356 matrix of shape $(C_1 \times K_h \times K_w \times 16, (O_h \times O_w)/16 \times C_0)$. 357 This shape can also be considered as a tensor of dimensions 358 $(C_1, K_h, K_w, O_h, O_w, C_0)$, which is the shape used in the 359 accelerated forward pooling implementation in Section V. 360



Fig. 6. Single Col2im load with parameters (x, y) = (0, 0) and $(x_k, y_k) = (0, 0)$.

36

384

D. Col2Im Instruction

Col2Im is an instruction that is used as the backward 362 operator of Im2Col. It acts as a vector instruction that loads 363 data from and stores data to the Unified Buffer $(8) \rightarrow (8)$ 364 (Figure 4). Col2Im takes fractals as inputs and stores them 365 in the NC_1HWC_0 format. Because of this, Col2Im receives 366 the same parameters as Im2Col referring to its output. Besides 367 the change in memory layout, if two patches overlap in the 368 output, input elements that refer to the same output position 369 need to be summed. This sum is shown in Figure 2, but it is 370 performed at an instruction level. For that, Col2Im requires 37 its output to be initialized with zeros. 372

Figure 6 shows how a single Col2Im instruction works 373 with an already initialized output. This example uses the same 374 parameters as the first (blue) Im2Col shown in Figure 5. In 375 Figure 6, Col2Im loads the initialized output (1) in an Im2Col 376 manner (2). Then, it sums the loaded fractal with the input 377 fractal (3). Finally, it stores the resulting fractal (4) back to its 378 corresponding positions in the output (5). This example could 379 not be loaded using a repetition because the only repetition 380 mode available for Col2Im is mode 1. It works as in Im2Col 381 by changing the (x, y) parameters and thus requires an input 382 with more than 16 patches. 383

IV. SOFTWARE STACK

A C-like language called CCE (Cube-based Compute En-385 gine) C is used to write code for DaVinci chips. Because it 386 is a very low-level language, implementing and optimizing 387 multiple AI operators manually is a cumbersome and error-388 prone task. The Automatic Kernel Generator (AKG), a tool 389 for operator design and also a library of operators, is used 390 to enable the design of AI operators in CCE C. AKG uses 391 TVM's [26] domain-specific language (DSL) to design its 392 operators, which are lowered to CCE C by its compiler passes.
For every operator that is defined with AKG, its backward

³⁹⁵ operator is also needed to allow training.

396 A. Scheduling for DaVinci

TVM's DSL is based on the Halide language [27]. The main 397 idea of both languages is to decouple the execution definition 398 (the algorithm) from the execution strategy (the algorithm's 399 schedule). With this separation, the programmer is free to 400 test multiple optimization strategies by rewriting a schedule 401 without changing the algorithm. The schedule allows the use of 402 techniques such as function inlining and loop transformations 403 (e.g., tiling, fusion, unrolling, and loop vectorization). The 404 decoupling of the algorithm from its schedule is possible 405 because Halide's and TVM's DSLs are tailored respectively 406 for image processing and deep learning algorithms. There 407 is a high degree of data parallelism in applications from 408 these fields [27] as their algorithms are mainly composed 409 of loops with no dependencies between iterations, known as 410 DOALL loops [28]. In this scenario, the loop transformations 411 previously mentioned are trivial. 412

TVM allows code generation for other backends besides 413 CPUs. Hence, schedules can explicitly refer to a backend-414 specific construct. For example, schedules allow binding loops 415 in the algorithm to blocks and threads, which are constructs 416 found in GPUs. AKG uses the same principle to generate 417 code for DaVinci devices. A DaVinci-specific schedule is 418 responsible for controlling the movements of data between 419 the scratch-pad buffers and for specifying computations that 420 are local to a buffer. Together with the backend-specific 421 schedule primitives, it is possible to apply other optimization 422 techniques (e.g., tiling) to improve the locality of memory 423 accesses. Between all the possible primitives, two are handled 424 automatically by AKG: vectorization and parallelization. First, 425 the inner loops of computations are vectorized (minimally on 426 the C_0 dimension) so that the Vector Unit is utilized automat-427 ically. When possible, the vector instructions are also issued 428 with repeat factors. Second, the outer loops are parallelized 429 between the AI Cores available on the target device. These 430 default behaviors are similar to those taken by Halide's auto-431 scheduler [29]. AKG also has a polyhedral framework that 432 automatically schedules computation on DaVinci, but it does 433 not support all instructions (e.g., Col2Im). 434

435

V. IM2COL/COL2IM BASED POOLING

The Vector Unit computes pooling in DaVinci. The perfor-436 mance of vector instructions running in it depends mostly on 437 two factors. First, the vector mask should be saturated so that 438 all vector lanes are utilized and parallelism is maximized. Sec-439 ond, the repetition parameter should be employed, thus remov-440 ing loops and barriers around vector instructions, and taking 441 pressure off instruction fetching. Ideally, a single instruction 442 should operate over an entire tensor (or tile) present in the 443 Unified buffer. This Section describes the Im2col/Col2im 444 based pooling implementations in comparison to their standard 445

Listing 1. MaxPool defined with TVM's DSL

implementations in TVM. Lowered CCE C code is used to 446 highlight the above-mentioned factors in each implementation. 447

448

A. Maxpool Forward

A standard TVM implementation of Maxpool forward is 449 represented in Listing 1. It describes its input and output 450 shapes (Lines 1 and 5, respectively) and its 2D max reduction 451 of each patch (Lines 6 to 10). Using TVM's schedule, this 452 computation is divided in the C_1 dimension so that a tile 453 of size (I_h, I_w, C_0) is computed at a time, producing an 454 output tile of size (O_h, O_w, C_0) unless further tiling is needed. 455 Each input tile is sent from global memory to the Unified 456 Buffer of an AI Core $1 \rightarrow 8$. If multiple AI Cores are 457 available, multiple tiles can be processed in parallel. After 458 the computation is finished, the output tile is brought back to 459 global memory $(8) \rightarrow (1)$. 460

This implementation is lowered to CCE C code where the 461 vmax instruction is executed. vmax computes the maximum 462 between elements of the output and input tiles and writes back 463 to the output tile. For that, the output tile is initialized with the 464 minimum value of the data type in use. In this setting, only 465 16 of 128 elements of the vector mask are set, accounting for 466 the innermost dimension C_0 of the tiles. Additionally, each 467 vmax uses repetition to obtain the maximum value across the 468 width of a patch K_w (the innermost reduction axis red_w). The 469 vmax instruction is issued $O_h * O_w * K_h$ times to complete 470 the computation. These suboptimal parameters result from the 47 strided access pattern seen in Lines 8 and 9 of Listing 1. 472

The Im2col based implementation is described in Listing 2. 473 Lines 1 and 3 represent the Im2col transformation. In this 474 implementation, the input starts in the global memory with 475 its original shape, which is tiled along the C_1 dimension. 476 Next, the input is first loaded to the L1 buffer of an AI 477 Core $(1) \rightarrow (2)$ and then loaded with Im2Col to its Unified 478 buffer using the repeat mode 1 $(2) \rightarrow (8)$. The transformed 479 input has the shape shown in Line 3. Its tiles have a shape 480 $(K_h, K_w, O_h, O_w, C_0)$ in the Unified buffer. The max re-481 duction now occurs in the outer (K_h, K_w) dimensions, as 482 shown in Lines 10 and 11. Considering the input and output 483 tiles, $(K_h, K_w, O_h, O_w, C_0)$ and (O_h, O_w, C_0) respectively, 484 the lowered CCE C code is able to set all 128 elements 485 of the vector mask, and, in conjunction with the repetition 486 parameter, a single vmax computes the max between the entire 487 output tile and the three innermost dimensions of the input tile, 488 which are identical. This instruction is only issued $K_h * K_w$ 489

```
input = placeholder((N, C_1, I_h, I_w, C_0),
                                      name="input")
   input-ub = placeholder((N, C1, K<sub>h</sub>, K<sub>w</sub>, O<sub>h</sub>, O<sub>w</sub>, C0),
3
                                      name="input-ub")
   red_h = reduce_axis((0, K<sub>h</sub>), "red_h")
   red_w = reduce_axis((0, K<sub>w</sub>), "red_w")
   output = compute((N, C1, O_h, O_w, CO),
                         lambda n, c1, h, w, c0:
                         max(input-im2col[n, c1,
                                               red h,
10
11
                                               red_w,
12
                                               h, w,
                                                       c0],
13
                         axis=[red_h, red_w]))
```

Listing 2. MaxPool performed on an input with the resulting shape of using the Im2Col load

times to finish the computation, effectively improving upon 490 the standard implementations of Listing 1. 491

For training, it is useful to save an additional result in the 492 forward implementation of Maxpool: the argmax mask. This 493 mask is used by Maxpool's backward operator to store the 494 position of the maximum element of each patch, as shown 495 in Figure 3. This result is obtained by comparing each patch 496 of the input with its maximum value. Saving this mask is 497 independent of the use of Im2Col instructions. Still, the 498 Im2Col output shape of Line 3 in Listing 2 is used to store 499 it, as it keeps overlapping patches separated. This shape also 500 enables Maxpool backward to use Col2Im instructions, which 501 is described next. 502

B. Maxpool Backward 503

Maxpool backward receives two inputs: the argmax mask 504 and the incoming gradients. Listing 3 shows part of its 505 implementation. Line 3 defines a computation that multiplies 506 the patches in the argmax mask with their corresponding 507 gradients. This multiplication is represented on the bottom of 508 Figure 3. Next, the multiplied patches need to be merged back 509 into the original (N, C_1, I_h, I_w, C_0) shape by summing values 510 in the overlapping areas, which is not shown in Listing 3 511 for brevity. This merge step is critical for performance and 512 it is depicted on the bottom-left of Figure 3. Its TVM imple-513 mentation requires expanding mask-gradient to a shape of 514 $(N, C_1, I_h, I_w, O_h, O_w, C_0)$, where each patch is copied only 515 once in its correct position in I_h and I_w , and other elements are 516 set to zero. The expanded representation is then reduced with 517 sum on dimensions O_h and O_w , effectively summing up the 518 overlapping areas in every patch and obtaining the final shape 519 of (N, C_1, I_h, I_w, C_0) . This expansion would be incredibly 520 costly due to its size, however, TVM allows it to be inlined 521 using a schedule. As a consequence, the patches are merged, 522 and the overlapping regions are summed directly to the final 523 output shape (from the shape $(N, C_1, K_h, K_w, O_h, O_w, C_0)$ 524 to (N, C_1, I_h, I_w, C_0)). Besides the mentioned inlining, the 525 schedule works similarly to Maxpool forward, loading both 526 inputs from the global memory to the Unified buffer $(1) \rightarrow (8)$ 527 so that the multiplication is computed in the Vector Unit (9), 528 and tiling the computation on C_1 . 529

The lowered code uses vmul for the multiplication step, 530 and vadd, for the merge step. These instructions work in the 531

1	$argmax-mask = placeholder((N, C1, K_h, K_w, O_h, O_w, CO))$
2	gradients = placeholder((N, C1, O_h , O_w , C0))
3	mask-gradient = compute((N, C1, K_h , K_w , O_h , O_w , C0),
4	lambda n, c1, kh, kw, oh, ow, c0:
5	argmax-mask(b, c1, kh, kw, oh, ow, c0)
6	<pre>* gradient(b, c1, oh, ow, c0)</pre>
7)

Listing 3. Part of MaxPool backward defined with TVM's DSL

same way as vmax, but for multiplication and addition. While 532 vmul works well in multiplying tiles of the gradient with the 533 mask, the scattered access pattern of the merge step leads 534 to very poor usage of the Vector Unit. That is because the 535 vadd instructions only set 16 elements of the vector mask 536 (vectorizing on C_0) and repetition is not used. 537

The Col2im based implementation comes from the ob-538 servation that the merge step computes exactly the Col2im 539 operation. As mentioned before, Col2Im uses the Unified 540 buffer to load its input and to store its output $(8) \rightarrow (8)$. 541 Therefore, it is possible to use Col2Im instead of vadd. The 542 Col2Im instruction is able to load and store to the scattered 543 elements of the output, summing two fractals at a time, as 544 shown in Figure 6. In comparison with vadd that had 16 (C_0) 545 elements of the vector mask set, Col2Im enables vectorization 546 over 16 * 16 elements (a fractal) at a time, and its repetition 547 mode can be used to operate over the entire tile in the Unified 548 buffer. A Col2Im instruction needs to be issued $K_h * K_w$ times 549 to complete the merge step of a tile. Therefore, switching vadd 550 for Col2Im presents a good opportunity for performance gains. 551

552

554

556

558

560

562

563

564

565

566

C. Avgpool

The forward and backward operators of Avgpool are similar 553 to those described before. But opposed to Maxpool, the forward implementation reduces using sum instead of max. 555 Consequently, its CCE C code uses vadd instead of vmax. But regardless of this change, the access pattern stays the same and 557 can benefit from using Im2Col. Additionally, a new operation is needed to compute an element-wise division before saving 559 the final output. As for the backward operator, there is no need to use the Argmax mask as an input. The equivalent mask for 561 Avgpool contains 1 in all its positions, given that all input elements contribute to the output of a sum. Besides the mask, the backward implementation is the same and it can also use Col2Im instructions.

VI. EXPERIMENTAL EVALUATION

This evaluation compares the performance of the 567 Im2col/Col2im based Maxpool with the standard TVM 568 Maxpool implementation described in Section V. All the 569 experiments were run on an Ascend 910 chip, which contains 570 32 AI Cores. The cycle count numbers were obtained using 571 the hardware counters of the chip, and they refer to the on-572 chip execution time running at a frequency of 100 MHz. The 573 cycle count is currently the only metric that could be obtained 574 from the chip. Each evaluation was repeated ten times, and 575 the graphs show the average value and a 95% confidence 576 interval. To use the Im2Col and Col2Im instructions in 577



Fig. 7. Comparison of Maxpool implementations with and without Im2Col and Col2Im instructions. The graphs show the cycle count in the Ascend 910 chip by the size of the input. The input sizes are from InceptionV3. All tests use a kernel size of (3,3) and a stride of (2,2) with no padding.

TABLE I MAXPOOL INPUT SIZES IN CNNS

CNN	Input 1	Input 2	Input 3	Input 4
InceptionV3	147,147,64	71,71,192	35,35,288	17,17,768
Xception	147,147,128	74,74,256	37,37,728	19,19,1024
Resnet50	112,112,64	-	-	-
VGG16	224,224,64	112,112,128	56,56,256	28,28,512

TVM, they are declared and manually added to the code as custom intrinsics through TVM's decl_tensor_intrin function. These intrinsics act in TVM's DSL as an inline assembly section in a C source. Instead of implementing a single instruction call, the custom intrinsics were defined to issue instructions multiple times. By also using the repetition parameters, they can operate on a full tile of the input.

585 A. InceptionV3 Comparison

Table I shows multiple CNNs and the input sizes of four 586 of their Maxpool layers. The inputs are shown in the HWC587 layout and they were gathered on the Keras framework [30]. 588 All configurations use a kernel size of (3,3) and a stride 589 of (2,2), except for VGG16 [31], which has a kernel size 590 and stride of (2,2). To test the implementations of Maxpool, 591 three configurations were selected from InceptionV3 [32] 592 (highlighted in bold). No padding is used in them, however, 593 it is also possible to add padding during the Im2Col load, as 594 the other CNNs would require. Given AKG's current limited 595 support for the Im2Col and Col2Im, these configurations were 596 chosen to display the effects of different input sizes while 597 using the most common parameters of kernel and stride. 598

The graphs in Figure 7 show the cycle count of the selected 599 Maxpool configurations in the NC_1HWC_0 layout. Figure 7a 600 shows both Maxpool forward implementations. The step of 601 saving the Argmax mask is added in Figure 7b. This step adds 602 to the computation, as shown by the different ranges in the 603 graphs. For the evaluation in Figure 7b, AKG's polyhedral 604 framework schedules the computations, as it can better handle 605 computations with multiple outputs of different shapes. Lastly, 606 Maxpool backward is evaluated in Figure 7c. In the largest 607

input, the accelerated implementations achieve speedups of 3.2x, 5x, and 5.8x on the graphs in Figure 7, respectively. The best improvement is on Maxpool backward. Its large speedup is expected, given the scattered access pattern of its merge step and how Col2Im can be used without any extra computations.

613

B. Stride Tests

This experiment investigates further different Maxpool for-614 ward implementations, and their interaction with the stride 615 parameter, as shown in Figure 8. The stride size changes 616 the amount of duplicated elements in Im2col. The kernel 617 size was set at a constant size of (3,3). Given this kernel 618 size, there is no duplication of data for the (3,3) stride, 619 and the maximum duplication occurs for the (1,1) stride. 620 In this experiment, Maxpool and Maxpool with Im2col are 621 the same implementations shown in Figure 7a. The input's 622 height and width increase in steps of two until the tiling 623 threshold is reached, where this threshold is the maximum size 624 before tiling is required. Bigger sizes would need individual 625 tiling parameters and would trigger parallelization between AI 626 Cores, which is out of the scope of this experiment. Moreover, 627 dimensions N and C_1 are set to 1 so that only one AI Core 628 is utilized. 629

In the Maxpool with expansion implementation, reg-630 ular vector instructions — instead of Im2Col instructions 631 - transform the input to the Im2Col output shape. This 632 transformation happens when the input is already in the 633 Unified buffer, before computing Maxpool. Maxpool with 634 Im2col and Maxpool with expansion achieve superior per-635 formance in Figures 8b and 8c. These graphs confirm that 636 the Im2col memory layout allows more efficient usage of 637 the Vector Unit, producing speedups that compensate for the 638 overhead of transforming the data. Maxpool with Im2col 639 has the best performance in comparison to Maxpool with 640 expansion due to Im2col occurring while the data is loaded 641 into the Unified buffer, rather than in a separate step. 642

Figure 8a shows different results for a stride of (1, 1). With this parameter, elements in consecutive patches of the original input appear consecutively in memory. This allows the vmax instruction to improve its use of the Vector Unit, combining the mask register set with all 128 elements and its repeat parameter 647



Fig. 8. Comparison of different Maxpool implementations. The graphs show the cycle count in the Ascend 910 board and the height and width of the input. In all tests, the N and C_1 sizes are 1, kernel size is (3,3), with no padding. The x-axis goes up to the tiling threshold. An additional implementation of the X-Y split is shown for the stride of (2,2).

to compute the max between the (O_w, C_0) dimensions of the input and the initialized output. By also having no overhead to transform the data, and no data duplication, the direct Maxpool implementation is the fastest in this case.

Pooling can also be implemented with an X-Y split by first 652 calculating the reduction function on the width and then on the 653 height of each patch. As a result, the first reduction is reused 654 while computing the second. Lai et al. [7] use the X-Y split as 655 a performant alternative to direct pooling. In their work, the 656 (undesirable) intermediate results are avoided by computing 657 the result in-place. In TVM, all computations generate a 658 new tensor, and thus the in-place approach is not possible. 659 However, this experiment increases input sizes only until the 660 tiling threshold is reached, therefore avoiding extra tiling steps 661 needed because of the increase in memory use. Figure 8b 662 shows the performance of a TVM version of the X-Y split 663 (with intermediate results) compared to the other Maxpool 664 implementations. Even though the X-Y split has a lower 665 computational cost, it underperforms other implementations 666 that use Im2Col because it does not overcome the scattered 667 memory problems of pooling.

VII. RELATED WORK

Convolutional layers have been the focus of extensive literature in optimizing CNN layers because they are responsible
for most of the computation time of CNNs. Other layers such
as pooling receive less attention, but when left unoptimized,
they can be obstacles that lead to slowdowns in CNNs [1].

669

FPGA implementations for CNNs. In their implementa-675 tion of CNN layers for OpenCL-based FPGA accelerators, 676 Suda et al. propose to unroll pooling at the hardware level 677 so that multiple outputs are computed in a single cycle [5]. 678 However, their optimizer chooses an unrolling factor of 1 for 679 the CNNs evaluated, which is equal to no unrolling. Given 680 an (FPGA, CNN) pair, Sharma et al. automatically synthe-681 size a CNN accelerator where the computation of pooling 682 modules overlaps with convolution modules. This overlap 683 is used to hide latency and to take advantage of the fact 684 that a pooling layer usually follows convolutional layers [6]. 685 Sharma et al. do not consider the backward operators used 686

in training. In contrast to these pooling-specific hardware solutions, Im2col/Col2Im based pooling in DaVinci leverages a general-purpose vector unit and the Im2Col and Col2Im instructions, which are primarily designed for convolution. The improvements to the pooling layer afforded by Im2col/Col2im could be combined with fusion in DaVinci, but this is not yet supported.

Kernel acceleration for CNNs. LightNet is a Matlab-based 694 framework for Deep Learning [33]. Its Maxpool implementa-695 tion uses Im2col to transform pooled regions into vectors to 696 benefit from vector instructions. Their proposition is similar to 697 the Im2col based forward pooling, however, no performance 698 results are presented to justify their implementation. CMSIS-699 NN is a collection of efficient neural network layers targeting 700 IoT edge devices that uses X-Y splitting for pooling [7]. 70 However, the results in Figure 8b show that the X-Y split is 702 not the best alternative for DaVinci. Additionally, CMSIS-NN 703 does not consider backward operators because its target edge 704 devices only perform inference. The Im2col/Col2im based 705 pooling accelerates both inference and training devices, as 706 DaVinci edge chips also feature Im2Col instructions. 707

Li et al. use two optimizations for pooling [34]. First, the 708 use of the CHWN layout instead of NCHW to prevent un-709 coalesced strided memory accesses caused by HW as the 710 innermost dimensions. Second, the reduction of the off-chip 711 memory requests by tuning the number of outputs calculated 712 by each thread during pooling. The memory layout used in 713 DaVinci (NC_1HWC_0) is a variant of the NCHW layout. 714 However, the Im2col-based pooling transforms this layout 715 into $NC_1K_hK_wO_hO_wC_0$, where the accesses can also be 716 performed consecutively in memory, thus resulting in the 717 performance speedups shown in Section VI. The outer loops 718 are automatically parallelized in DaVinci among the available 719 AI Cores, where each core calculates a share of the output. 720

Suita *et al.* focus on fusing convolution with pooling in 721 GPUs [8]. They only consider Avgpool because it can be 722 mapped to convolution where the kernel's weights are equal 723 to $1/(K_h * K_w)$, and then further fused with its preceding 724 convolution. As a result, the Im2col transformation can also 725 CNNs tend to use Maxpool, which cannot be fused in the sameway.

729

750

754

755

756

757

758

759

760

761

762

763

764

765

766

767

768

769

770

771

772

VIII. CONCLUSION

This work presents DaVinci's Im2Col and Col2Im instruc-730 tions. It is shown that they can be used to implement not 731 only convolution, targeting the Cube Unit, but also pooling, 732 targeting memory layout improvements for the Vector Unit. 733 Accelerated Im2col/Col2im based implementations are de-734 scribed for the forward and backward operators of Maxpool 735 and Avgpool. An experimental evaluation was run on the 736 Ascend 910 chip with the parameters and three input sizes 737 used in InceptionV3. The results show speedups of up to 5.8x 738 for the accelerated Maxpool implementations, compared to 739 baselines that do not use the Im2Col and Col2Im instructions. 740 Although the stride parameter can impact the Im2col and 741 Col2im operations drastically, the proposed acceleration ap-742 proach achieved improved performance for all but (1, 1) stride. 743 The Im2col/Col2im based pooling also proves superior to other 744 strategies of optimization, such as the X-Y split. Further work 745 could evaluate the proposed approach in other architectures, 746 and also consider the fusion techniques described by Suita et 747 al. [8] to execute Avgpool together with convolution as matrix 748 multiplication in the Cube Unit. 749

REFERENCES

- [1] D. Li, X. Wang, and D. Kong, "DeepRebirth: accelerating deep neural network execution on mobile devices," in *AAAI Conference on Artificial Intelligence*, New Orleans, LA, USA, 2018, pp. 2322–2330.
 - [2] H. Liao, J. Tu, J. Xia, and X. Zhou, "DaVinci: A scalable architecture for neural network computing," in *Hot Chips Symposium (HCS)*, Cupertino, CA, USA, 2019, pp. 1–44.
 - [3] A. Khaled, A. F. Atiya, and A. H. Abdel-Gawad, "Applying fast matrix multiplication to neural networks," in *Symposium on Applied Computing* (SAC), Brno, Czech Republic, 2020, p. 1034–1037.
 - [4] Y. Guan *et al.*, "FP-DNN: an automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates," in *Field-Programmable Custom Computing Machines (FCCM)*, Napa, CA, USA, 2017, pp. 152–159.
 - [5] N. Suda et al., "Throughput-optimized OpenCL-based FPGA accelerator for large-scale convolutional neural networks," in *Field-Programmable Gate Arrays (FPGA)*, Monterey, California, USA, 2016, p. 16–25.
 - [6] H. Sharma et al., "From high-level deep neural models to FPGAs," in Microarchitecture (MICRO), Taipei, Taiwan, 2016, pp. 1–12.
 - [7] L. Lai, N. Suda, and V. Chandra, "CMSIS-NN: efficient neural network kernels for Arm Cortex-M CPUs," *CoRR*, vol. abs/1801.06601, 2018.
 - [8] S. Suita *et al.*, "Efficient convolution pooling on the gpu," *Journal of Parallel and Distributed Computing*, vol. 138, pp. 222 229, 2020.
- Y. Lecun, L. Bottou, Y. Bengio, and P. Haffner, "Gradient-based learning applied to document recognition," *Proceedings of the IEEE*, vol. 86, no. 11, pp. 2278–2324, 1998.
- [10] A. Vasudevan, A. Anderson, and D. Gregg, "Parallel multi channel convolution using general matrix multiplication," in *Application-specific Systems, Architectures and Processors (ASAP)*, Seattle, WA, USA, 2017, pp. 19–24.
- [11] K. Chellapilla, S. Puri, and P. Simard, "High performance convolutional neural networks for document processing," in *Tenth International Workshop on Frontiers in Handwriting Recognition*, La Baule (France), 2006.

[12] Z. Xianyi, W. Qian, and Z. Yunquan, "Model-driven level 3 BLAS performance optimization on loongson 3A processor," in *International Conference on Parallel and Distributed Systems (ICPADS)*, Singapore, 2012, p. 684–691.

783

784

785

786

787

788

789

790

791

792

793

794

795

796

797

798

799

800

801

802

803

804

805

806

807

808

809

810

811

812

813

814

815

816

817

818

819

820

821

822

823

824

825

826

827

828

829

830

831

832

833

834

835

836

837

838

839

840

841

842

843

844

845

846

847

848

849

850

- [13] R. C. Whaley and J. J. Dongarra, "Automatically tuned linear algebra software," in *International Conference for High Performance Computing, Networking, Storage and Analysis (SC)*, San Jose, CA, USA, 1998, p. 1–27.
- [14] G. Guennebaud, B. Jacob *et al.* (2010) Eigen v3. [Online]. Available: http://eigen.tuxfamily.org
- [15] D. E. Rumelhart, G. E. Hinton, and R. J. Williams, *Learning Repre*sentations by Back-Propagating Errors. Cambridge, MA, USA: MIT Press, 1988, p. 696–699.
- [16] D. A. Forsyth and J. Ponce, *Computer Vision: A Modern Approach*. Prentice Hall Professional Technical Reference, 2002.
- [17] K. He, X. Zhang, S. Ren, and J. Sun, "Deep residual learning for image recognition," in *Computer Vision and Pattern Recognition (CVPR)*, Las Vegas, NV, USA, 2016, pp. 770–778.
- [18] C. Szegedy et al., "Going deeper with convolutions," in Computer Vision and Pattern Recognition (CVPR), Boston, MA, USA, 2015, pp. 1–9.
- [19] F. Chollet, "Xception: Deep learning with depthwise separable convolutions," in *Computer Vision and Pattern Recognition (CVPR)*, Honolulu, HI, USA, 2017, pp. 1800–1807.
- [20] F. Chollet, *Deep Learning with Python*, 1st ed. Manning Publications Co., 2017.
- [21] A. G. Baydin, B. A. Pearlmutter, A. A. Radul, and J. M. Siskind, "Automatic differentiation in machine learning: A survey," J. Mach. Learn. Res., vol. 18, no. 1, p. 5595–5637, 2017.
- [22] D. Scherer, A. Müller, and S. Behnke, "Evaluation of pooling operations in convolutional architectures for object recognition," in *International Conference on Artificial Neural Networks (ICANN)*, Thessaloniki, Greece, 2010, p. 92–101.
- [23] H. T. Kung and C. E. Leiserson, "Systolic arrays for (VLSI)." Carnegie-Mellon Univ Pittsburgh Pa Dept Of Computer Science, Tech. Rep., 1978.
- [24] N. P. Jouppi *et al.*, "In-datacenter performance analysis of a tensor processing unit," in *International Symposium on Computer Architecture* (*ISCA*), Toronto, ON, Canada, 2017, p. 1–12.
- [25] B. Jacob, S. Ng, and D. Wang, *Memory Systems: Cache, DRAM, Disk.* San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2007.
- [26] T. Chen et al., "TVM: An automated end-to-end optimizing compiler for deep learning," in *Operating Systems Design and Implementation* (OSDI), Carlsbad, CA, USA, 2018, p. 579–594.
- [27] J. Ragan-Kelley, C. Barnes, A. Adams, S. Paris, F. Durand, and S. Amarasinghe, "Halide: A language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines," in *Programming Language Design and Implementation (PLDI)*. New York, NY, USA: Association for Computing Machinery, 2013, p. 519–530.
- [28] M. E. Wolf and M. S. Lam, "A loop transformation theory and an algorithm to maximize parallelism," *IEEE Trans. Parallel Distrib. Syst.*, vol. 2, no. 4, p. 452–471, 1991.
- [29] R. T. Mullapudi, A. Adams, D. Sharlet, J. Ragan-Kelley, and K. Fatahalian, "Automatically scheduling halide image processing pipelines," *ACM Trans. Graph.*, vol. 35, no. 4, 2016.
- [30] F. Chollet et al., "Keras," https://keras.io, 2015.
- [31] K. Simonyan and A. Zisserman, "Very deep convolutional networks for large-scale image recognition," in *International Conference on Learning Representation (ICLR)*, San Diego, CA, USA, 2015.
- [32] C. Szegedy, V. Vanhoucke, S. Ioffe, J. Shlens, and Z. Wojna, "Rethinking the inception architecture for computer vision," in *Computer Vision and Pattern Recognition (CVPR)*, Las Vegas, NV, USA, 2016, pp. 2818– 2826.
- [33] C. Ye, C. Zhao, Y. Yang, C. Fermüller, and Y. Aloimonos, "LightNet: A versatile, standalone matlab-based environment for deep learning," in *Multimedia (MM)*, Amsterdam, The Netherlands, 2016, p. 1156–1159.
- [34] C. Li, Y. Yang, M. Feng, S. Chakradhar, and H. Zhou, "Optimizing memory efficiency for deep convolutional neural networks on GPUs," in *International Conference for High Performance Computing, Networking, Storage and Analysis (SC)*, Salt Lake City, Utah, 2016.