What is Wrong with the Single Cycle Datapath

If we consider a machine with more complex instructions (p.e., floating-point arithmetics), or more powerful addressing modes, the single cycle penalty is unnaceptable.
The solution is to adopt a design with shorter clock cycles, but that requires multiple clock cycles per instruction.