Gate-level XOR circuits

Previous slide

Next slide

Back to first slide

View graphic version