VHDL Types
IEEE Defined Types:
- std_logic used to define signals in hardware
- std_logic_vector used to define buses
(collection of multiple signals)
signal signal-name: std_logic;
signal bus-name: std_logic_vector (start to end);
signal bus-name: std_logic_vector (start downto end);