Processes
Processes are used in VHDL to separate behaviours within an architecture
sensitivity list indicates signals the process should respond to
if-then-else structure only used within process
Previous slide
Next slide
Back to first slide
View graphic version