VHDL Features
Designs organized hierarchically
Each design element has:
- A well-defined interface
- A precise behavioral specification using either:
- algorithmic description
- hardware structural description
Models concurrency, timing, and clocking:
- Handles asynchronous and synchronous circuits
- Designs can be simulated